BULLETIN DE L'ACADEMIE POLONAISE DES SCIENCES Série des sciences techniques Volume VII, No. $12 - 1959$

COMPUTER.S

 \mathbf{Q}

e

v e

An Electronic Digital Computer Based on the "-2" System

by

Z. PAWLAK

Presented by P. *SZULKIN on October* 29, 1959

Introduction

The present paper describes the experimental digital eomputer denoted as EMC built in 1958 at the Warsaw Technical University. The fundamental concept of this computer as well as the draft logical schemes were elaborated in the Mathematical Institute of the Polish Academy of Sciences, in 1956.

The computer works at the rate of 100 operations per second, approximately, the drum memory has a eapacity of 500 words of 36 bits. In the future an extension of memory is envisaged to a capacity of 4,000 words. The eomputer uses one-address type of instructions. As an input-output device a standard tele-type equipment is used. Dynamic technique is applied. The total number of electronic tubes is 350, approximately.

The eomputer is destined for designing offiees, scientific institutes and universities. The computer construction was also undertaken with the aim of ascertaining the possibilities of application of a negative base number representation system to digital computers and certain experiments in the field of organization of digital computers.

Numbers and orders

Every real number may be represented in the form

$$
x=\sum_{i=-\infty}^m (-1)^{F(i)}C_i g^i,
$$

where m, C_i , g are integers such that $|g| > 1$, $0 \leq C_i \leq |g|-1$, and F *(i)* is a function defined on natural numbers.

If $F(i) = 0$, $g = -2$ and $0 \leq C_i \leq 1$ or if $F(i) = i$, and $g = 2$, $0 \leq C_i \leq 1$, we shall obtain the expansion given in [1], [2]*).

*) An identicaI principIe of l'epresenting negative numbers was aIso given by M. V. Wilkes; it has not been published, however.

In the computer described here 34 digit numbers are used which are represented in the following form:

$$
x = \sum_{i=-34}^{-1} C_i (-2)^i,
$$

where $0 \geqslant C_i \geqslant -1$.

It can easily be seen that $-1/3 < x < 2/3$. The asymmetric interval presents, however, no difficulty in programming.

The order is composed of the address part (12 least significant positions) and the operational part (20 positions). The remaining positions are not used.

The operational part has the form:

The meaning of each position is given in the next paragraph.

Fig. 1

Organization of the computer

A simplified organization diagram of the machine is shown in the figure.

The diagram shows the registers, ways and arithmometer.

The registers are as follows:

- x_i memory registers $(-1365 \leq i \leq 2730)$,
- a accumulator register.
- r order register (or the multiplicand register),
- l order counter register (or the multiplier register),
- d input-output register,
- s control register,

G Test a

Part

 Ca denotes the number in the register α .

The address part of the content of α will be denoted by {C α }; the *i*-th digit of Ca is denoted by a' .

The arithmometer is composed of an adder Σ and a device W for sign and overflow registration.

The adder operates according to the formulae

 (1)

 $c = (-1)^{Zl} \cdot a + (-1)^{Zp} \cdot b + Ns.$

Zl, Zp , Ns may assume the values: 0, 1; *a*, *b* are the arguments, c, the result.

The device W computes the functions Sgx and Nda , defined thus

(3) **Nd** $a = a^0$.

The following ways exist in the computer: *Xo, Xz, Ro, Rz, Po, Dz, Lo, Lz, Ao, Al, Ap, Az, Sg, Nd.* Every way may be closed or opened. If the way from the register α is opened, we say that the content of the register α is read out; if the way to the register α is opened, we shall say that a new value is recorded in the register a. If the way from a to β . is opened we write $a\beta$. If $a\beta$, then $Ca = C\beta$.

The control register has 20 positions denoting the following elementary operations:

 X_0 - do not read the memory register,

 Do — read out the input-output register,

Ad - the address part,

 Ro - read out the order register,

 Lo -- read out the order counter register,

 Ns - successor,

 Zl - do not change the sign of the left-hand argument,

Ao -- read out the accumulator register,

Al - shift the content of the accumulator register by one position to the left,

Ap - shift the content of the accumulator register by one position to the right,

 Nd — examine the overflow in the accumulator register,

 Sg - examine the sign,

Wa - conditional order,

 Mn – multiplication,

 Xz - record in the memory register,

 Dz - record in the input-output register,

 Az - record in the accumulator register,

 Lz - record in the order counter register,

 Zp — do not change the sign of the right-hand argument,

 Rz - do not record in the order register.

The ways and the positions of the register (elementary operations) are denoted by the same symbols. This does not, however, lead to misunderstandings.

If a position in a register *s* has the value of 1, this denotes the performance of the elementary operation corresponding to this position; in case the value is 0, it means that the operation is not performed.

For instance,

 $Ro = 1$ denotes the opening of the way from the register r ,

 $X_0 = 0$ — the opening the way from the memory register x (with the number given in the address part of the order).

The meaning of *ZI*, *Zp*, *Ns* follows from Eq. (1).

.

 \bar{v} e

 $\,$

e

t e f e s

> ., f

Ar means that the computer operates with 12 digit numbers (the address part).

During multiplication the multiplicand is in the register *r,* the multiplier - in the register *l*, the product: the head - in the register a and the tail are in the register *l* *).

The meaning of *Wa* will be explained in the description of the operation cycle of the computer. The meaning of the remaining elementary operations is obvious.

Ii in the register *s* we have a number, e.g. 00000000000000000000, this means that the contents of the register x_i should be read out and recorded in the register $r, i = {Cr}$.

The number 1001 0011 0000 0000 1111 denotes the summation of the contents of the registers r and a and recording of the result in the registers *a* and *l.*

Symbolic form of orders

The symbolic form of the orders consists of three groups of symbols: a) the letters x , r , d , l , a denoting the registers;

b) the symbols of operations of one and two arguments:

 $N -$ successor,

 $Nd - overflow$,

 Sg - sign,

 L - accumulator shift to the left,

 $P -$ " \ldots "" \ldots right,

 $+$ $-$ register sign unchanged,

[~] - " "ehanged,

• - multiplication;

c) special symbols,

 $#$ - the address part, $?$ - condition,

-
- \cdot $-$ stop.

In addition, parantheses are used in multiplying orders. The orders will be divided into:

- *Ps* transfer and adding of orders,
- *Pa* accumulator shifting orders,
- Zr clear orders,
- Sn register sign examination orders,
- *Nd* accumulator overflow examining orders,
- *Wa* conditional orders,
- St orders with stop,
- *A d* orders concerning address parts,
- *Mn* multiplying orders.

Instead of writing: α is the accumulator shifting order, for instance, we shall write $a \in Pa$. Also instead of the phrase "If ...then..." we shall use

*) In its present form the eomputer has a separate register *m* for the multiplier.

the symbol \supset . Similarly, $\alpha \in \mathcal{L}$ means that α is one of the letters x, r, l, d, a. Instead of writing: α is an order (it belongs to one of the above groups), we write $a \in R$.

I. Transfer and adding orders (Ps)

- a) If $\alpha \in \mathcal{L}$ and $\beta = \beta_1, ..., \beta_n (1 \leq n \leq 5)$, $\beta_i \in \mathcal{L}, \ \beta_i \neq x, \ \beta_i \neq \beta_j, \ \text{then} \ \ a\beta \in \mathbf{Ps};$
- b) $a \in Ps \supset Na \in Ps$;
- c) $a \in Ps \supset \neg a \in Ps$:
- d) $a \in Ps \supset +a + a \in Ps$.

For instance,

 η

II. Accumulator shifting orders (Pa)

- a) If $\beta = \beta_1, ..., \beta_n (1 \leq n \leq 5)$, $\beta_i \in \mathcal{L}$, $\beta_i \neq x$ and $\beta_i \neq \beta_j$, then $La\beta \epsilon \mathbf{Pa}$ and $Pa\beta \epsilon \mathbf{Pa}$;
- b) $\alpha \in \mathbf{Pa} \supset \mathbf{Na} \in \mathbf{Pa}$
- c) $a \in Pa \supset -a \in Pa$;
- d) If $\alpha \in \mathbf{Pa}$ and $\beta = \beta_1, ..., \beta_n$, $(1 \leq n \leq 5), \beta_i \in \mathcal{L}, \beta_i \neq x, (2 \leq i \leq 5),$ $\beta_1 \neq a$, $\beta_i \neq \beta_j$, then $\alpha + \beta \epsilon$ **Pa.**

For instance,

*) The symbol \rightarrow denotes transfer.

717

e

 \overline{N} e

e

t

e

f e

 $\overline{\mathbf{S}}$

III. Clearing orders (Zr) and the state of

If $a=a_1,...,a_n(1\leq n\leq 5)$, $a_i \in \mathcal{L}$, and for $i>1$, $a_i\neq x$, then $0a \in \mathbb{Z}r$ and $1a \in \mathbb{Z}r$.

For instance,

Oa OaTI l.ra denotes $0 \rightarrow a$, $0 \rightarrow a, r, l,$ $, 1 \rightarrow x, r.$

IV. Sign examination orders (Sn)

- a) $\alpha \in \mathcal{L} \supset$ *Sg* $\alpha \in$ *Sn*;
- b) $\alpha, \beta \in \mathcal{L}$ and $\alpha \neq \beta \supset Sq(\pm \alpha \pm \beta) \in Sn;$
- c) $a \in \mathbb{R} \supset$ *Sg* $a \in \mathbb{S}n$.

For instance,

V. O v e r f lo w e x a m i n a t i o n *(Nd)*

a) $Nda \in Nd$; b) $a \in R - Sg \supset Nda \in Nd$.

For instance,

 Nda denotes $a^0 \rightarrow w$.

VI. Conditional orders (Wa)

 $a \in \mathbb{R}$ ^{\supset} a ? \in *Wa.*

For instance,

$$
Sg\left(-La+xar\right) ?
$$

VII. Orders concerning the address part (Ad)

$$
\alpha\,\epsilon\,R\,-\,P\bm{a}\,\supset\,\#\,\alpha\,\epsilon\,A\bm{d}.
$$

For instance,

 $\# x + aa$ denotes $\{Cx\} + \{Ca\} \rightarrow a$.

VIII. Stop orders
$$
(St)
$$

 $a \in R \supset a \in St.$

For instance,

$$
Sg\left(-La+xar\right)?
$$

The fulI stop in the order means that the computer stops before the order is executed.

IX. Multiplication orders *(Mn)*

For these orders we can also give a general scheme, however, in view of the smalI number of these oroers and for the sake *af* clearness the more important ones will be written in full form:

$$
\begin{array}{cccc}\n a \cdot x, & -a \cdot x, & a \cdot (a+x), & a \cdot (a-x), \\
& (a+x)^2, & (a-x)^2, & a^2;\n\end{array}
$$

These orders may also be conditional, that is, they may, for instance, take the form

$$
a\left(a-x\right) ?
$$

X.' C o m p o s i t e o I' d e I's

For certain orders, if $a \in \mathbb{R}$ and $\beta \in \mathbb{R}$, then $a; \beta \in \mathbb{R}$. It is difficult to give a general scheme of composite orders; we shall therefore confine ourselves to a few examples:

$$
ax; 0a, \quad ax; Nra?, \quad ax; Naa, \quad r + al; 0a?, \quad Laa; \# Sg Nrr?
$$

It is not difficult to read these orders. Thus, for instance, the last represents accumulator shifting to the left through *n* positions. The classes described do not exhaust all the possible orders. It would be of interest to give a general scheme of the list of orders, exhausting all the possible well formed orders; for a given organizatian, however, this seems to be difficult.

The list of orders

The described computer has not a fixed list of orders. This list may be, within certain limits, arbitrary. Below, we give an example of a list of orders which may be realized in the computer:

Operation cycle

The operation cycle is composed of three steps:

a) execution of order,

b) taking the address of the next order and increasing the contents of the order counter by 1 (the order *NUr),*

c) taking the order (order *xr). .*

If *r* is a conditional order (Wa = 1) and $Cw = 1$, *r* is not executed: if $Cw=0$, *r* is performed.

Pre-input program

The pre-input program causes the sending, without modification *oi* the words from the tape to successive places of the memory starting with the place with number pre-set in the order register.

The pre-input program has the form:

$Nd(L_4aa + da)?$

ax; Nrr; Oa .

The first order causes the completing of the word entering from the tape into the accumulator. The second order causes the sending of the completed order to the successive memory, and the modification of the transfer order, and clearing of the accumulator. Both orders constitute a fixed part of the computer in the form of a diode matrix.

The electronic systems were designed by Mr. Lazarkiewicz and Mrs. Wieruszowa. Detailed logical schemes were made by Mr. Balasinski; the principles of programming were elaborated by Mr. Kulikowski, the mechanical construction of the memory was designed by Mr. Künel and Mr. Terlecki. The input and output system was designed by Mr. Kacz-

720 Z. Pawlak

marewicz. Assembling schemes were made by Mr. Braun, who also put the computer in operation.

Most of the assembling work was done by Mr. Wardak. The computer was built under the direction of Mr. Lazarkiewicz.

The author wishes to express his gratitude to the Director of the Institute, Prof. Kiliński for making possible the building of the computer.

DEPARTMENT OF TELE- AND RADIOPHON1C CONSTRUCTIONS. WARSAW TECHN1CAL UNIVERSITY

(ZAKLAD KONSTRUKCJI TELE- I RADIOFONII POLITECHNIKI WARSZAWSKIEJ)

REFERENCES

...

[1] Louis B. Wadel, *Negative* base *number* systems, IRE. Trans. Electronic Comput. 6 (1957), 123.

[2] Z. P a w I a k, A. Wa k u l i c z, *Use ot expansions with a negative basis in the arithmometer of a digital computer*, Bull. Acad. Polon. Sci., Sér. sci. math., astr. et phys., 5 (1957), 233.